

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
 → NON USARE FOGLI NON TIMBRATI
 → ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
 → NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

1) [10/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (utilizzando solo e unicamente istruzioni dalla tabella sottostante), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
char daytab[2][13] = {
    {0, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},
    {0, 31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},
};

int main() {
    int m=day_of_year(2023, 9, 14);
    print_int(m);
    exit(0);
}
```

Nota: 'int' è un intero a 64 bit.

```
int day_of_year(int year, int month, int day) {
    int i, leap;
    if (year < 1752 || month < 1 || month > 12 || day < 1)
        return -1;
    leap = (year%4 == 0 && year%100 != 0) || year%400 == 0;
    if (day > daytab[leap][month])
        return -1;
    for (i = 1; i < month; i++)
        day += daytab[leap][i];
    return day;
}
```

RISCV Instructions (RV64IMFD)

v221117

Instruction coding (hexadecimal)			Instruction	Example	Register operation	Meaning <small>(** instructions available only in RV64, i.e. 64-bit case)</small>
funct7/imm	funct3	opcode				
00	0	33/3b	add	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
20	0	33/3b	subtract	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
imm	0	13/1b	add immediate	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant; exception possible (addiw**)
01	0	33/3b	multiply	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
01	1	33	multiply high	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
01	4	33/3b	division	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
01	6	33/3b	remainder	rem/remw x5,x6,x7	x5 ← x6 % x7	Remainder of the division (remw**)
00	2/3	33	set on less than	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	signed compare x6 and x7 (less than)
imm	2/3	13	set on less than immediate	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	unsigned compare x6 and 100 (less than)
00	7/6/4	33	and / or / xor	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR register operand
imm	7/6/4	13	and / or / xor immediate	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR constant operand
0	1	33/3b	shift left logical	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
imm	1	13/1b	shift left logical immediate	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
0	5	33/3b	shift right logical	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
imm	5	13/1b	shift right logical immediate	srli/srliw x5,x6,10	x5 ← x6 >> 10	Shift left by immediate value (srliw**)
20	5	33/3b	shift right arithmetic	sra/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (sraw**)
imm	5	13/1b	shift right arithmetic immediate	srai/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
imm	3/2/0	03	load dword / word / byte	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
imm	6/4	03	load word / byte unsigned	lwu/lbu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
imm	3/2	23	store dword / word / byte	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
imm[31:12]	-	37	load upper immediate	lui x5,0x12345	x5 ← 0x12345000	Load most significant 20 bits
PSEUDOINSTRUCTION			load address	la x5,var	x5 ← &var (PSEUDO INST.) load address of 'var' in x5	REAL: lui x5,H20(&var);ori x5,L12(&var) INST.: (H20=high 20 bits of &var; L12=low 12 bits of &var)
imm[31:12](rd=0)	-	6/63	jump/branch	j/b label	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
imm[11:0](rs1=rs2=0)	-	6/63	jump and link (offset)	jal label	x1←(PC+4); PC+=offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
imm[31:12](rd=1)	-	6f	jump and link (offset)	jalr label	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
imm	0	67	return from procedure	ret	x1 ← (PC + 4); PC=x5+100	Procedure return; indirect call
imm	0	67	jump and link register	jalr x1,100(x5)	if (x5 !=/= x6) PC=PC+100	Equal / Not-equal test; PC relative branch
imm+2	0/1	63	branch on equal / not-equal	beq/bne x5,x6,100	SEPC←PC;PC←STVEC;save PLIE;PL=1;IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
00(rs1=0,rs2=0,rd=0)	0	73	ecall	ecall	PC←SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
08(rs1=0,rs2=2,rd=0)	0	73	sret	sret	do nothing (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION			move	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION			load immediate	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION			no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
(0,1) / (4,5)	0	53	floating point add/sub	fadd/fsub.{s,d} f0,f1,f2	f0←f1+f2 / f0←f1-f2	Single or double precision add / subtract
(8,9) / (c,d)	0	53	floating point multiplication/division	fmul/fdiv.{s,d} f0,f1,f2	f0←f1*f2 / f0←f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION			floating point move between f-reg	fmv.{s,d} f0,f1	f0←f1 (PSEUDO INST.)	REAL INST.: fsgnj.{s,d} f0,f1,f1
PSEUDOINSTRUCTION			floating point negate	fneg.{s,d} f0,f1	f0←-(f1) (PSEUDO INST.)	REAL INST.: fsgnjn.{s,d} f0,f1,f1
PSEUDOINSTRUCTION			floating point absolute value	fabs.{s,d} f0,f1	f0← f1 (PSEUDO INST.)	REAL INST.: fsgnjx.{s,d} f0,f1,f1
(50,51)	0/1/2	53	floating point compare	fle/flt/feq.{s,d} x5,f0,f1	x5 ← (f0<f1)	Single and double: compare f0 and f1 <,<=
(70,71) (rs2=0)	0	53	move between x (integer) and f regs	fmv.x.{s,d} x5,f0	x5←f0 (no conversion)	Copy (no conversion)
(78,79) (rs2=0)	0	53	move between f and x regs	fmv.{s,d}.x f0,x5	f0←x5 (no conversion)	Copy (no conversion)
imm	2	7	load/store floating point (32bit)	flw/fsw f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
imm	3	7	load/store floating point (64bit)	fld/fsd f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
21/20 (rs2=0)	7	53	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f0,f1	f0←(double)f1 / f0←(single)f1	Type conversion
(60,61) (rs2=0)	7	53	convert to integer from (single,double)	fcvt.w.{s,d} x5,f0	x5←(int)f0	Type conversion
(68,69) (rs2=0)	7	53	convert to (single,double) from integer	fcvt.{s,d}.w f0,x5	f0←((single,double))x5	Type conversion
(2c,2d) (rs2=0)	0	53	square root	fsgqrt.{s,d} f0,f1	f0←square root of f1	Single or double square root
(10,11)	0/1/2	53	sign injection	fsgnj/jn/jx.{s,d} f0,f1,f2	f0←sgn(f2) f1 / -sgn(f2) f1 / sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a11	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0-f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print_int	1	a0=integer to print	---
print_float	2	fa0=float to print	---
print_double	3	fa0=double to print	---
print_string	4	a0=address of ASCII string to print	---
read_int	5	---	a0=integer


Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read_float	6	---	fa0=float
read_double	7	---	fa0=double
read_string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

2) [5/30] Si consideri una cache di dimensione 32B e a 4 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 4 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 125, 170, 167, 245, 183, 119, 235, 163, 288, 309, 310, 308, 213, 196, 377, 166, 362, 233. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.


3) [5/30] Descrivere i segnali di controllo per far funzionare il processore di figura: quali funzioni hanno, con riferimento al processore RISC-V?



4) [10/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Mealy Ritardato che realizzi un controllore semaforico che agisce nel modo seguente. Ad un incrocio sono presenti due vie con dei sensori che rilevano la presenza dei veicoli in prossimità dell'incrocio come illustrato in figura. Ogni 5 secondi i semafori possono cambiare a seconda di quello che indicano tali sensori. Se ci sono veicoli su una via soltanto, il semaforo resta verde su tale via e rosso sull'altra. Il semaforo commuta dal verde al giallo solo se non passano più veicoli su uno dei sensori, poi commuta dal giallo al rosso e poi ritorna verde sempre in corrispondenza di un fronte in salita del clock (con periodo 5) secondi e in funzione della presenza o meno di veicoli sui sensori. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.



Tracciare il diagramma di temporizzazione [5/10 punti] come verifica della correttezza dell'unità. Nota: si può svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```

`timescale 1s/10ms
module Testbench;
reg reset_; initial begin reset_=0; #6 reset_=1; #300; $stop; end
reg clock; initial clock=1; always #2.5 clock<=!clock);
reg SENSOR1, SENSOR2;
wire[1:0] VIA1=sem.via1;
wire[1:0] VIA2=sem.via2;
wire[1:0] STAR=sem.STAR;
initial begin
SENSOR1<=0; SENSOR2<=0; #0.5
SENSOR1<=1; SENSOR2<=0; #10
SENSOR1<=1; SENSOR2<=1; #5
SENSOR1<=0; SENSOR2<=1; #15
SENSOR1<=1; SENSOR2<=0; #15
SENSOR1<=0; SENSOR2<=0; #5
$finish;
end
SEMAFORO sem(VIA1,VIA2, SENSOR1,SENSOR2,clock,reset_);
endmodule
    
```

SOLUZIONE

ESERCIZIO 1

```
.data
daytab:
.byte 0,31,28,31,30,31,30,31,31,30,31,30,31
.byte 0,31,29,31,30,31,30,31,31,30,31,30,31

.text
#-----
day_of_year:
# Inputs: a0: year, a1: month, a2: day
# Outputs: a0: result
li t0, 1752 # Minimum year allowed
li t1, 1 # Minimum month allowed
li t2, 12 # Maximum month allowed
li t3, 1 # Minimum day allowed

slt t4, a0, t0 # year < 1752 ?
beq t4, x0, doy1
li a0, -1 # return -1
ret

doy1:
slt t4, a1, t1 # month < 1 ?
beq t4, x0, doy2
li a0, -1 # return -1
ret

doy2:
slt t4, t2, a1 # month > 12 ?
beq t4, x0, doy3
li a0, -1 # return -1
ret

doy3:
slt t4, a2, t3 # day < 1 ?
beq t4, x0, doy4
li a0, -1 # return -1
ret

doy4:
li t0, 4
rem t4, a0, t0 # year % 4
sltiu t4, t4, 1 # year%4 == 0
li t0, 100
rem t5, a0, t0 # year % 100
sltu t5, x0, t5 # year%100 != 0
li t0, 400
rem t6, a0, t0 # year % 400
sltiu t6, t6, 1 # year%400 == 0
and t0, t4, t5 # (.) = ... and ...
or t0, t0, t6 # leap = (.) or ...

# Check if day is within the range
li t1, 13
mul t1, t1, t0 # leap*13
add t1, t1, a1 # offset leap*13+month
la t2, daytab # Load address of daytab
add t1, t1, t2 # Add offset to daytab
address

lb t4, 0(t1) # Load daytab[leap][month]
into t4
slt t5, t4, a2 # day > daytab[leap][month] ?
beq t5, x0, doy_if_end
li a0, -1 # return -1
ret

doy_if_end:
li t3, 1 # i = 1
mv a0, a2 # init day
li t1, 13
mul t1, t1, t0 # leap*13
la t2, daytab # Load address of daytab
add t1, t1, t2 # Add offset to daytab
address
addi t1, t1, 1


doy_for_start:
slt t5, t3, a1 # i < month ?
beq t5, x0, doy_for_end
lb t6, 0(t1) # Load daytab[leap][i] into
t7
add a0, a0, t6 # day += daytab[leap][i]
addi t1, t1, 1 # next address in leap
addi t3, t3, 1 # i++
b doy_for_start

doy_for_end:
ret

#-----
.globl main
main:
# Call day_of_year(2023, 9, 14)
li a0, 2023
li a1, 9
li a2, 14
call day_of_year

li a7, 1 # print int
ecall

li a7, 10 # exit
ecall
```



ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache. Si ricava $S=C/B/A$ =# di set della cache=32/4/4, $XM=X/B$, $XS=XM/S$, $XT=XM/S$.

A=4, B=4, C=32, RP=LRU, Thit=4, Tpen=40, 18 references:

=== T	X	XM	XT	XS	XB	H	[SET]:USAGE	[SET]:MODIF	[SET]:TAG
=== R	125	31	15	1	1	0	[1]:3,0,0,0	[1]:0,0,0,0	[1]:15,-,-,-
=== W	170	42	21	0	2	0	[0]:3,0,0,0	[0]:0,0,0,0	[0]:21,-,-,-
=== R	167	41	20	1	3	0	[1]:2,3,0,0	[1]:0,0,0,0	[1]:15,20,-,-
=== W	245	61	30	1	1	0	[1]:1,2,3,0	[1]:0,0,0,0	[1]:15,20,30,-
=== R	183	45	22	1	3	0	[1]:0,1,2,3	[1]:0,0,0,0	[1]:15,20,30,22
=== W	119	29	14	1	3	0	[1]:3,0,1,2	[1]:0,0,0,0	[1]:14,20,30,22
=== R	235	58	29	0	3	0	[0]:2,3,0,0	[0]:0,0,0,0	[0]:21,29,-,-
=== W	163	40	20	0	3	0	[0]:1,2,3,0	[0]:0,0,0,0	[0]:21,29,20,-
=== R	288	72	36	0	0	0	[0]:0,1,2,3	[0]:0,0,0,0	[0]:21,29,20,36
=== W	309	77	38	1	1	0	[1]:2,3,0,1	[1]:0,0,0,0	[1]:14,38,30,22
=== R	310	77	38	1	2	1	[1]:2,3,0,1	[1]:0,0,0,0	[1]:14,38,30,22
=== W	308	77	38	1	0	1	[1]:2,3,0,1	[1]:0,1,0,0	[1]:14,38,30,22
=== R	213	53	26	1	1	0	[1]:1,2,3,0	[1]:0,1,0,0	[1]:14,38,26,22
=== W	196	49	24	1	0	0	[1]:0,1,2,3	[1]:0,1,0,0	[1]:14,38,26,24
=== R	377	94	47	0	1	0	[0]:3,0,1,2	[0]:0,0,0,0	[0]:47,29,20,36
=== W	166	41	20	1	2	0	[1]:3,0,1,2	[1]:0,1,0,0	[1]:20,38,26,24
=== R	362	90	45	0	2	0	[0]:2,3,0,1	[0]:0,0,0,0	[0]:47,45,20,36
=== W	233	58	29	0	1	0	[0]:1,2,3,0	[0]:0,0,0,0	[0]:47,45,29,36


LISTA BLOCCHI USCENTI:

- (out: XM=31 XT=15 XS=1)
- (out: XM=41 XT=20 XS=1)
- (out: XM=61 XT=30 XS=1)
- (out: XM=45 XT=22 XS=1)
- (out: XM=42 XT=21 XS=0)
- (out: XM=29 XT=14 XS=1)
- (out: XM=58 XT=29 XS=0)
- (out: XM=40 XT=20 XS=0)

P1 Nmiss=16 Nhit=2 Nref=18 mrate=0.888889 AMAT=th+mrate*tpen=39.5556 **CONTENUTI dei SET al termine**

ESERCIZIO 3


Costruzione del Datapath del processore RISC-V




SOLUZIONE

ESERCIZIO 4

Macchina a stati finiti:



Modello di Mealy Ritardato:



Possibile implementazione in codice Verilog del modulo da realizzare (soluzione con Mealy Ritardato):

```


module SEMAFORO(via1,via2, sens1,sens2,clock,reset_);
  input clock, reset_;
  input sens1, sens2;
  output [1:0] via1, via2;
  reg [1:0] STAR, VIA1, VIA2;
  parameter S0=0,S1=1,S2=2,S3=3;
  parameter ROSSO=0, GIALLO=1, VERDE=2;
  always @(reset_==0) #1 begin STAR<=S0; VIA1<=VERDE; VIA2<=ROSSO; end

  assign vial=VIA1; assign via2=VIA2;

  always @(posedge clock) if (reset_==1) #0.5
    casex(STAR)
      S0: begin VIA1=(sens1==1)?VERDE:GIALLO; VIA2=ROSSO; STAR<=(sens1==1)?S0:S1; end
      S1: begin VIA1=ROSSO; VIA2=(sens2==1)?VERDE:GIALLO; STAR<=(sens2==1)?S1:S0; end
    endcase
endmodule

```

Diagramma di Temporizzazione:



Nota: il diagramma è identico a quello che si otterrebbe con Moore ma qui uso solo 2 stati anziché 4 come in Moore.