MATRICULATION NO.

PLEASE REUTURN THIS SHEET ALONG WITH A	LL
THE SHEETS YOU WERE GIVEN	

SURNAME	
FIRST NAME	

1) (POINTS 24/40) Consider the following snippet of code running on 4-ways out-of-order superscalar processor. Initially, all registers contain zero.

lab1: LW R2,0(R1)
ADDI R2,R2,1
MUL R4,R2,R2
SW R4,0(R1)
ADDI R1,R1,4
BNE R2,R0,lab1

Working hypothesis:

- * the fetch, decode and commit stages are 4 instructions wide
- * the instruction window has 18 slots
- * we have 8 physical registers in the free pool
- * the reorder buffer has unlimited size
- * the integer multiplier has 4 stages
- * the load/store queues have 3 slots each and a common effective-address calculation unit
- * there are 4 ALUs for arithmetic and logic operations and for branching
- * an ALU performs its operation in the same cycle when the operation is issued
- * reads require 1 clock cycle (after the addressing phase)
- * the register file has 4 input- and 4 output-ports
- * there are 9 logical registers (including R0 which is hardwired to 0)
- * the store operation leaves the issue stage as it is inserted in the store queue

In order to calculate the total cycles needed to execute 3 iterations of the above loop on such machine, complete the following chart until the end of the third iteration of the code fragment above, including the renamed stream the precise evolution of the free pool of the physical registers (the register map), the Instruction Window, the Reorder Buffer (ROB) and the Load Queue (LQ) and Store Queue (SQ). Calculate the total cycles needed to execute three iterations of the above loop on such machine.

2) (POINTS 8/40) Consider a bus-based multicore that support a) MSI or b) MESI cache coherence protocol. The cost of a read/write operation is 1 cycle, the cost of a BusRd (or BusRdX) transaction is 90 cycles; all caches are write-back, write-allocate and initially empty. For the MSI protocol the BusUpgr is not used. The cost of a BusUpgr is 60 cycles. The cost of a Flush or Flush* is assumed 0. Evaluate the total cost of executing the following streams in the cases a and b:

Stream1: R1, W1, R1, W1, R2, W2, R2, W2, R3, W3, R3, W3

Stream2: R1, R2, R3, W1, W2, W3, R1, R2, R3, W3, W1

Stream3: R1, R2, R3, R3, W1, W1, W1, W1, W2, W3

- 3) (POINTS 8/40) The following code runs on a multicore that does not impose any ordering of the memory operations. However, the machine provides a FENCE instruction that, if inserted in a code, prevents issuing memory operations that come after the fence before the memory operations that are before the fence are globally performed. For simplicity, assume that lock and unlock instructions behave like acquire and release respectively by performing a single memory operation.
 - a) Insert FENCE instructions as appropriate to ensure sequential consistency;
 - b) Insert FENCE instructions as appropriate to ensure processor consistency;
 - c) Insert FENCE instructions as appropriate to ensure weak ordering;

Lock1

Load A

Store B

Unlock1

Load C

Store D

Lock2


Load E

Store F

Unlock2

EXERCIZE 2)

MSI Protocol (without BusUpgr transaction)



MESI Protocol Flush*: OPTIMIZATION — this transaction is used if cache-to-cache transfer is enabled (it's not needed for correctness). In fact, in such cases the block is clean (S and E states). Flush* thus **is** a cache-to-cache transfer (see next slide). PrRd PrWr/-Μ PrWr/-BusRd/Flush 'BusRdX/Flush BusRdX /Flush* Note: in the S state, if a BusRd is observed (since for sure the cache with the S state has a copy) the copy is provided by this cache via the Flush* PrWr/BusUpgr Ε PrRd/ Note2: if more than one cache has the copy the first one which puts the copy on the bus also stops other snoopers (with an S copy) before they start their Flush* BusRd/Flush* S PrRd/BusRd(Ls') Note3: While from E or S state it is not necessary to update the memory (the block is clean in both cases), in the case of M state a BusRd or BusRdX implies to update also the memory (via the Flush, not Flush'); in particular the block can't transition from M to S without being clean! BusRdX /Flush* BusUpgr/-BusRd/Flush' usRd(L_c) Ī Note4: Also, in the case of Flush (like in Flush*) the copy is provided by the cache, not by the memory (the copy is in M state!)

2a-s1) stream-1 MSI

Core	C1	C2	C3	Bus	Data	Cycles					
Operation				Transaction	from						
PrRd1	S	I	I	BusRd	Mem	90					
PrWr1	M	I	I	BusRdX	Mem	90					
PrRd1	М	I	I	-	-	1					
PrWr1	М	I	I	-	-	1					
PrRd2	S	S	I	BusRd/Flush	C1	90+0					
PrWr2	I	М	I	BusRdX	Mem	90+0					
PrRd2	I	М	I	-	-	1					
PrWr2	I	М	I	-	-	1					
PrRd3	I	S	S	BusRd/Flush	C2	90+0					
PrWr3	I	I	M	BusRdX	Mem	90					
PrRd3	I	I	M			1					
PrWr3	I	I	M			1					
TOTAL						546					

2a-s2) stream-2 MSI

Core	Cl	C2	C3	Bus	Data	Cycles			
Operation				Transaction	from				
PrRd1	S	I	I	BusRd	Mem	90			
PrRd2	S	S	I	BusRd	Mem	90			
PrRd3	S	S	S	BusRd	Mem	90			
PrWr1	M	I	I	BusRdX	Mem	90			
PrWr2	I	М	I	BusRdX/Flush	C1	90+0			
PrWr3	I	I	М	BusRdX/Flush	C2	90+0			
PrRd1	S	I	S	BusRd/Flush	C3	90+0			
PrRd2	S	S	S	BusRd	Mem	90			
PrRd3	S	S	S	-	-	1			
PrWr3	I	I	М	BusRdX	Mem	90			
PrWr1	М	I	I	BusRdX/Flush	C3	90+0			
TOTAL						901			

2b-s1) stream-1 MESI

Core	C1	C2	C3	Bus	Data	Cycles					
Operation	CI	CZ	CS	Transaction	from	Cycles					
PrRd1	E	I	I	BusRd(/S)	Mem	90					
PrWr1	M	I	I	-	-	1					
PrRd1	M	I	I	-	-	1					
PrWr1	M	I	I	-	-	1					
PrRd2	S	S	I	BusRd(S)/Flush	C1	90+0					
PrWr2	I	М	I	BusUpgr	-	60					
PrRd2	I	M	I	-	-	1					
PrWr2	I	M	I	-	-	1					
PrRd3	I	S	S	BusRd(S)/Flush	C2	90+0					
PrWr3	I	I	M	BusUpgr	-	60					
PrRd3	I	I	M	-	-	1					
PrWr3	I	I	M	-	-	1					
TOTAL						397					

2a-s2) stream-2 MESI

Core Operation	C1	C2	С3	Bus Transaction	Data from	Cycles				
PrRd1	E	I	I	BusRd(/S)	Mem	90				
PrRd2	S	S	I	BusRd(S)/Flush*	C1	90+0				
PrRd3	S	S	S	BusRd(S)/Flush*	C1/C2	90+0				
PrWr1	M	I	I	BusUpgr	-	60				
PrWr2	I	M	I	BusRdX/Flush	C1	90+0				
PrWr3	I	I	M	BusRdX/Flush	C2	90+0				
PrRd1	S	I	S	BusRd(S)/Flush	C3	90+0				
PrRd2	S	S	S	BusRd(S)/Flush*	C1/C3	90+0				
PrRd3	S	S	S	-	-	1				
PrWr3	I	I	M	BusUpgr	-	60				
PrWr1	M	I	I	BusRdX/Flush	C3	90+0				
TOTAL						841				

Note: the fact the data is coming from a certain cache, rather than from mem., does not imply that the associated transactions is a Flush*.

2a-s3) stream-3 MSI

2a-33) Stie	sam J	101							
Core	C1	C2	C3	Bus	Data	Cycles			
Operation				Transaction	from				
PrRd1	S	I	I	BusRd	Mem	90			
PrRd2	S	S	I	BusRd	Mem	90			
PrRd3	S	S	S	BusRd	Mem	90			
PrRd3	S	S	S	-	-	1			
PrWr1	М	I	I	BusRdX	Mem	90			
PrWr1	М	I	I	-	-	1			
PrWr1	М	I	I	-	-	1			
PrWr1	М	I	I	-	-	1			
PrWr2	I	M	I	BusRdX/Flush	C1	90+0			
PrWr3	I	I	М	BusRdX/Flush	C2	90+0			
TOTAL						544			

2a-s3) stream-3 MESI

Core	C1	C2	C3	Bus Transaction	Data	Cycles				
Operation					from					
PrRd1	E	I	I	BusRd(/S)	Mem	90				
PrRd2	S	S	I	BusRd(S)/Flush*	C1	90+0				
PrRd3	S	S	S	BusRd(S)/Flush*	C1/C2	90+0				
PrRd3	S	S	S	-	-	1				
PrWr1	М	I	I	BusUpgr	-	60				
PrWr1	М	I	I	-	-	1				
PrWr1	М	I	I	-	-	1				
PrWr1	M	I	I	-	-	1				
PrWr2	I	M	I	BusRdX/Flush	C1	90+0				
PrWr3	I	I	M	BusRdX/Flush	C2	90+0				
TOTAL						514				

HIGH PERFORMANCE COMPUTER ARCHITECTURE 10-02-2016 -- SOLUTION

(REVISED 11/11/2025)

EXERCIZE 1)

=========		====	====			===	===					=====	====	====	====		====		====			====		====	-===	-==:		===	-===	====	====	-==
PHYSICAL REG	S: 1 2	3 *	4 5	5 6 *	5 7	8																										
σi	: 1 1	0	0 1	. 0) 1	1																										
vi	00 04																															
=========						===	====							====			====		====			====		====	====	:		===	:===	====	====	===
REG.FILE: xi	:	1		2	2		3		4		5	6			7		8															
Pi	:	4		3	3		-		6		-	-			-		-															
Qi	:	0		0)		0		0	(0	0			0		0															
Vi	: 000000	04 0	0000	000	00	000	000	00	000001 00	000000	000	00000	000	0000	0 00	0000	00															
STAGES:		F	D	P	I	х	W	С	RENAMED-S	STR	INST	RUCTI	ON-W	INDO	W					REOR	DER-	BUFF	ER			A	М	L	s	в г	х	D
TOTAL SLOTS:		4	4	4	4	12	4	4	8		18									99						4	1	1	0	1 4	1	1
BUSY SLOTS:		0	0	0	0	0	0	0	3		0									0						0	0	0	0	0 0	0	0
STALLS:		0	11	0	0	0	0	5	11		0									0						0	0	6	6	0 0	0	0
PC INSTRUC		 F	==== D	 P		===	 W	-== C	======= Pi,Pj Pk	Pl	=====: IW#	OPCD	Pi	Pi	Pk	I/Pl		i Ck		ROB#	PC	====	oPi	s 2	:===	+-						:== ·-+
0001 LW x2									P2,0(P1)			ADDI		-			-	18									LO (0)				i
001] ADDI x2									P3,P2,1		001>	MUL	P6	P3	Р3	_	19	19	_										Pi	EF	AD C	i.
002] MUL x4									P4, P3, P3		002>	ADDI	P4	P2	_	4	17	17	-		002	x4	_	0 () 1	٠į٠		LW	I P2	00	00	3
003] SW x4	,0(x1)	0	1	2	4	12	12 :	13	,0(P1)<-E	24	003>	BNE	-	P3	P0	-6	19	19	-		003	_	-	1 () 1	į.		LW	1 P6	00	04	5
004] ADDI x1	,x1,4	1	2	3	4	4	5 :	13	P5,P1,4		004>	ADDI	P5	P1	_	4	4	4	-		004	x1	P1	0 () 1	1.		LW	7 P1	00	00 1	.5
005] BNE x2	,x0,-6	1	2	3	7	7	7 :	13	,P3,P0,-6	5	005>	BNE	-	P3	P0	-6	7	7	-		005	-	-	0 (1	+.						-+
006] LW x2	,0(x1)	2	3	4	5	6	8 :	14	P6,0(P5)		006>	LW	P6	P5	-	0	5	5	-		000	x2	P3	0 (1							
007] ADDI x2	, x2 , 1	2	3	4	8	8	9 :	14	P7,P6,1		007>	ADDI	P7	P6	-	1	8	8	-		001	x2	P6	0 (1	+.						-+
008] MUL x4	, x2 , x2	2	3	4	9	9	14 :	15	P8,P7,P7		<800	MUL	P8	P7	P7	-	9	9	-		002	x4	P4	0 (1	15	SQ (0)				- 1
009] SW x4	,0(x1)	2	3	4	6	14	14 :	15	,0(P5)<-E	28	009>	SW	-	P8	P5	0	-	6	-		003	-	-	1 (1	1	PC	OE	P1	EF	AD C	:1
010] ADDI x1	, x1 , 4	3	8	9	10	10	11 :	15	P2,P5,4												004	x1	P5	0 (1	1.		SW	1 P4	00	00 1	.2
011] BNE x2	,x0,-6	3	8	9	10	10	10 :	15	,P7,P0,-6	5											005	-	-	0 (1	1.		SW	1 P8	00	04 1	4
012] LW x2	,0(x1)	4	13	14	15	16	18 :	19	P1,0(P2)												000	x2	P7	0 (1	1.		SW	1 P6	00	04 2	4
013] ADDI x2	,x2,1	4	14	15	18	18	19 2	20	P3,P1,1												001	x2	P1	0 () 1	+-						-+
014] MUL x4	, x2 , x2	8	14	15	19	19	24 2	25	P6,P3,P3												002	x4	P8	0 (1							
015] SW x4	,0(x1)	8	14	15	16	24	24 2	25	,0(P2)<-E	26											003	-	-	1 () 1							
016] ADDI x1	, x1 , 4	13	15	16	17	17	18 2	25	P4,P2,4												004	x1	P2	0 () 1							
017] BNE x2	,x0,-6	14	15	16	19	19	19 2	25	,P3,P0,-6	5											005	-	-	0 () 1							

Therefore 26 cycles are needed for this configuration.

EXERCIZE 3)

a) SEQUENTIAL CONSISTENCY. very memory operation is followed by FENCE instruction:	3a) PROCESSOR CONSISTENCY. Every memory operation is followed by a FENCE instruction, except the UNLOCK since it can only succeed on the same core where the LOCK succeeded:	3a) WEAK ORDERING. We only need to enforce global consistency at the entrance and exit of locked regions and before loads outside locked regions:
Lock1 FENCE Load A FENCE Store B FENCE Unlock1 FENCE Load C FENCE Store D FENCE	Lock1 FENCE Load A FENCE Store B FENCE Unlock1 Load C FENCE Store D FENCE	Lock1 FENCE Load A Store B FENCE Unlock1 FENCE Load C Store D
Lock2 FENCE Load E FENCE Store F FENCE Unlock2 FENCE	Lock2 FENCE Load E FENCE Store F FENCE Unlock2	FENCE Lock2 FENCE Load E Store F FENCE Unlock2