HIGH PERFORMANCE COMPUTER ARCHITECTURE 27-11-2023

PLEASE REUTURN THIS SHEET ALONG WITH ALL THE SHEETS YOU WERE GIVEN

MATRICULATION NO.

SURNAME

FIRST NAME

Consider a bus-based multicore that supports a new cache-coherence protocol called MOESI. Compared to the well-known MESI protocol, the MOESI protocol adds a 5th state called O (Owned). A copy in O state is like a SM copy in Dragon: the owned copy is modified and the "owner cache" has the responsibility to provide the copy once a BusRd transaction involves that copy; at the same time, the M state is now simplified, as it doesn't have to update memory on Flush (only Flush* transactions appear in this protocol). A copy enters the O state if another cache needs a copy (for reading) while that copy is in M state; on a local read, local write or other bus transactions, the O copy behaves like an S copy.

1a) [Points 8/30] Draw the diagram of the MOESI protocol according to the above description.



1b) [Points 22/30] Assuming a cost of 1cc (1 clock-cycle) for read/write operations, 90cc for BusRd or BusRdx transactions, 60cc for BusUpgr, 20 cc for Flush* and 30cc for Flush. Evaluate the total cost (in clock-cycles) for the following streams:


	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles		
н	PrRd1								
tream-1 MOES	PrWr1								
	PrRd1								
	PrWr1								
	PrRd2								
	PrWr2								
	PrRd2								
	PrWr2								
Ä	PrRd3								
	PrWr3								
й	PrRd3								
ίi	PrWr3								
S		TOTAL							
н	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles		
5	PrRd1								
MOES	PrRd2								
	PrRd3								
Σ	PrWr1								
2	PrWr2								
	PrWr3								
	PrRd1								
tream-	PrRd2								
	PrRd3								
ч	PrWr3								
Ц	PrWr1								
v	TOTAL								
н	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles		
	PrRd1								
G-1	PrRd2								
ō	PrRd3								
tream-3 MOES	PrRd3								
	PrWr1								
	PrWr1								
	PrWr1								
	PrWr1								
	PrWr2								
	PrWr3								
Ť.				TOTAI					

EXERCIZE 1a)

First, we start drawing the states of the MESI protocol, and then let's focus on the M-state and O-state.

M-state: PrRd and PrWr are exactly as in MESI; however, when there is a BusRd, the copy enters into O-state while providing the copy to the requesting cache (via a Flush* transactions) without the need of updating the memory; since it is now the cache with the copy in O-state that has the responsibility to provide a shared-modified copy, the memory is updated on replacement (i.e., for cache conflicts) of M copies or O copies. If a BusRdX transaction is observed in M-state, that cache provides the copy (via a Flush* transaction) to the requesting cache and change its state from M to I.

O-state: since it is now this state that has the responsibility to update memory on replacement or to provide the copy to other caches, the local read or write behave like in the S-state; similar for BusRd, BusRdX or BusUpgr the O-state will have the same behavior for operations and transactions happening in the S-state.



EXERCIZE 1b)

	,						
stream-1 MOESI	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles
	PrRd1	E	I	I	BusRd(S=0)	Mem	90
	PrWr1	М			-	-	1
	PrRd1	М			-	-	1
	PrWr1	М			-	-	1
	PrRd2	0	S		BusRd(S=1),Flush*	C1	90+20
	PrWr2	I	М		BusUpgr	-	60
	PrRd2		М		-	-	1
	PrWr2		М		-	-	1
	PrRd3		0	S	BusRd(S=1),Flush*	C2	90+20
	PrWr3		I	М	BusUpgr	-	60
	PrRd3			М	-	-	1
	PrWr3			М	-	-	1
						TOTAL	437
н	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles
	PrRd1	E	I	I	BusRd(S=0)	Mem	90
S	PrRd2	S	S		BusRd(S=1),Flush*	C1	90+20
tream-2 MOES	PrRd3	S	S	S	BusRd(S=1),Flush*	C1/C2	90+20
	PrWr1	М	I	I	BusUpgr	-	60
	PrWr2	I	М		BusRdX,Flush*	C1	90+20
	PrWr3		I	М	BusRdX,Flush*	C2	90+20
	PrRd1	S		0	BusRd(S=1),Flush*	C3	90+20
	PrRd2	S	S	0	BusRd(S=1),Flush*	C3	90+20
Ű	PrRd3	S	S	0	-	-	1
H.	PrWr3	I	I	М	BusUpgr	-	60
st	PrWr1	М		I	BusRdX,Flush*	C3	90+20
••						TOTAL	981
ESI	Core Operation	C1	C2	C3	Bus Transaction	Data from	Cycles
	PrRd1	E	I	I	BusRd(S=0)	Mem	90
	PrRd2	S	S		BusRd(S=1),Flush*	C1	90+20
MOE	PrRd3	S	S	S	BusRd(S=1),Flush*	C1/C2	90+20
tream-3 M	PrRd3	S	S	S	-	-	1
	PrWr1	м	I	I	BusUpgr	-	60
	PrWr1	м			-	-	1
	PrWr1	М			-	-	1
	PrWr1	м			-	-	1
	PrWr2	I	М		BusRdX,Flush*	C1	90+20
	PrWr3		I	М	BusRdX,Flush*	C2	90+20
Ŋ				•	-	TOTAL	594
	1						