




**HIGH PERFORMANCE COMPUTER ARCHITECTURE final exam 18-12-2019**  
(solution trace)

1) Remembering the state diagram for the MSI protocol:



1A) The best case happens if the interleaving of the operations is such that each processor attempts and get access to the critical section one after the other.

Bus Trans. Number	Processor Operation	P1	P2	P3	P4	Bus Transactions/Comments
---	(Init.state)	S	S	S	S	Initially, P1 holds the lock
1	sw1	M	I	I	I	<b>BusUpgr</b> – P1 releases the lock
2	lw2	S	S	I	I	<b>BusRd/Flush</b> –P2 reads the lock
3	TAS2	I	M	I	I	<b>BusUpgr</b> – P2 tries to lock and succeeds
--	sw2	I	M	I	I	P2 releases the lock
4	lw3	I	S	S	I	<b>BusRd/Flush</b> –P3 reads the lock
5	TAS3	I	I	M	I	<b>BusUpgr</b> – P3 tries to lock and succeeds
--	sw3	I	I	M	I	P3 releases the lock
6	lw4	I	I	S	S	<b>BusRd/Flush</b> –P4 reads the lock
7	TAS4	I	I	I	M	<b>BusUpgr</b> – P4 tries to lock and succeeds
--	sw4	I	I	I	M	P4 releases the lock

1B) The worst case happens if the interleaving of the operations is such that each processor attempts simultaneously the “lw” to read the status of mylock and then simultaneously try to get the access through the TAS instruction.

Bus Trans. Number	Processor Operation	P1	P2	P3	P4	Bus Transactions/Comments
---	(Init.state)	S	S	S	S	Initially, P1 holds the lock
1	sw1	M	I	I	I	<b>BusUpgr</b> -- P1 releases the lock
2	lw2	S	S	I	I	<b>BusRd/Flush</b> – P2 reads the lock
3	lw3	S	S	S	I	<b>BusRd</b> – P3 reads the lock
4	lw4	S	S	S	S	<b>BusRd</b> – P4 reads the lock
5	TAS2	I	M	I	I	<b>BusUpgr</b> – P2 gets the lock
6	TAS3	I	I	M	I	<b>BusRdX/Flush</b> no lock
7	TAS4	I	I	I	M	<b>BusRdX/Flush</b> no lock
8	st2	I	M	I	I	<b>BusRdX/Flush</b> -- P2 releases the lock
9	lw3	I	S	S	I	<b>BusRd/Flush</b> – P3 reads the lock
10	lw4	I	S	S	S	<b>BusRd</b> – P4 reads the lock
11	TAS3	I	I	M	I	<b>BusUpgr</b> – P3 gets the lock
12	TAS4	I	I	I	M	<b>BusRdX/Flush</b> no lock
13	sw3	I	I	M	I	<b>BusRdX/Flush</b> -- P3 releases the lock
14	lw4	I	I	S	S	<b>BusRd/Flush</b> – P4 reads the lock
15	TAS4	I	I	I	M	<b>BusUpgr</b> – P4 gets the lock
---	sw4	I	I	I	M	P4 releases the lock

\* Depending on the implementation a BusRdX could be directly associated to the (atomic) TAS instruction.

2) This is the CILK code for a possible implementation of the requested kernel:

```

typedef unsigned int uint;
typedef unsigned char uchar;
#define HISTOGRAM_BIN_COUNT 256
uchar Color[1024];
uint Histogram[HISTOGRAM_BIN_COUNT];

#define Cilk_lockvar pthread_mutex_t
#define Cilk_lock pthread_mutex_lock
#define Cilk_unlock pthread_mutex_unlock
Cilk_lockvar lock[HISTOGRAM_BIN_COUNT];

void histo_cilk2(uint *histogram, uchar *color, uint size)
{
    if (size == 1) {
        Cilk_lock(&lock[*color]);
        histogram[*color]++;
        Cilk_unlock(&lock[*color]);
    }
    else {
        cilk_spawn histo_cilk2(histogram, color, size/2);
        cilk_spawn histo_cilk2(histogram, color + size/2, size - size/2);
        cilk_sync;
    }
}
    
```