MATR.NO.	
•	
CIIDMAME	

(REVISED 26-10-2023)

FIRST NAME

1) (POINTS 27/30) Consider a **triple-dispatch** (3 instruction per cycle) processor using Tomasulo's algorithm to perform the dynamic scheduling of instructions on the pipeline shown in the following figure. This pipeline is executing the following program, which performs a search within a vector (initially, R1=0).


```
etic: LW R2, 0(R1) ; read Xi

MULI R2, R2, 3 ; multiplies Xi by 3

SW R2, 0(R1) ; write Xi

ADDI R1, R1, 4 ; update R1

BNE R2, R0, etic ; continue to loop if false
```



Working hypothesis:

- the loop executes speculatively in terms of direction (always taken) and regarding the branch condition; high-performance fetch breaks after fetching a branch
- the issue stage (I) calculates the address of the actual read/write and push it into load/store queues; only 1 instruction is issued per cycle
- reads require 5 clock cycles; writes take 1 cycle
- when accessing memory (M), reads have precedence over writes and must be executed in-order
- there is a single CDB
- dispatch stage (P) and complete stage (W) require 1 clock cycle
- ASSUME that the reservation stations could be freed right before the start of issue phase (therefore extending the duration of P stage)
- only 1 instruction is committed (C stage) per cycle
- there are separated integer units: one for the calculation of the actual address, one for arithmetic and logical operations, one of the integer multiplication and one for the evaluation of the branch condition, as illustrated in this table:

Type of Functional Unit	No. of Functional Units	Cycles for stage I+X	No. of reservation stations
LS: Integer (effective addr.)	1	1	2
A: Integer (op. A-L)	1	1	2
B: Integer (branch calc.)	1	1	2
M: Integer Multiplication	1	4	2

- the functional units TAKE advantage of pipelining techniques internally
- the load queue has 3 slots; the store queue has 3 slots (writes wait for the operand in the store queue, i.e., in the execution stage)

Complete the following chart until the end of the FOURTH iteration of the above code fragment in the case of dynamic scheduling with speculation. Also add the instruction that occupies a certain reservation station (one of the 8) as indicated:

Instr.	Instruction	ALU	ALU	LS	LS	BU	BU	MU MU	P: disPatch	I+X:Issue+Exec	M: MEM.ACCESS	W: CDB-write	C: Commit	Comments
No	name	RS1	RS2	RS1	RS2	RS1	RS2	RS1 RS2	(clock)	(start-stop)	(start-stop)	(clock)	(clock)	
101	LW R2,0(R1)			I01					1	2-2	3_7	Q	0	
	, ,			1-1					1	2-2	3-7	O	9	
• • • •														

1) (POINTS 5/30) On a Linux system, write the SINGLE command line to perform at the BASH shell prompt the following operation (please note that no intermediate files should be used):

- The file 'data1.txt' contains a list of alpha-numerical values to be used as input
- The file 'data2.txt' should contain a list of the lines which contain the string with "ciao"
- The extracted list should also be directed to the printer

HIGH PERFORMANCE COMPUTER ARCHITECTURE midterm exam 30-10-2019 - SOLUTION (REVISED 26-10-2023)

EXERCIZE 1

Instr. No	Instru		ALU RS1 (start- stop)	ALU RS2 (start- stop)	LS RS1 (start- stop)	LS RS2 (start- stop)	BU RS1 (start- stop)	BU RS2 (start- stop)	MU RS (start- stop)1	MU RS2 (start- stop)	P: Dispatch (clock)	I+X: Issue (start-stop)	MEM. ACC. (start-stop)	W: CDB- write (clock)		it Comments
101 LV	W I	R2,0(R1)		•	101 1-1	•	•	•	•	•	1 /	2-2	3-7	8	9	
102 M	ULI E	R2,R2,3							102 1-8		1 (9-12	+	13	14	I waits R2 from 1/LW
103 SV	W I	R2,0(R1)			T	103 1-2					1	3-3	23		24	I waits issue logic; M waits R2 M waits mem
104 AI	DDI E	R1,R1,4	104 2-3								2	4-4		5	25	I waits issue logic;
105 Bi	NE F	R2,R0,etic				Ŧ	105 2-13			Π,	2	14-14		= /	26	I waits R2 from 1/MULI
106 LV	W I	R2,0(R1)	s		106 3-5		I			Π	13	6-6	8-12/	14	27	I waits R1; M waits mem; W waits for CDB
107 M	ULI F	R2,R2,3								107 3-14	3	15-18	X-1	19 _{\\}	28	I waits R2 from 2/LW;
108 SV	W I	R2,0(R1)	+			108 3-6				IW	3	7-7	24	\	29	I waits R1; I waits issue logic; M waits R2; M waits mem
109 AI	DDI E	R1,R1,4	I09 4-7			I				Ι //	4	8-8		9	30	I waits R1 from 1/ADDI; I waits issue logic;
I10 B	NE F	R2,R0,etic	+		+	T		I10 4-19			4	20-20			31	I waits R2 from 2/MULI;
I11 LV	W I	R2,0(R1)			I11 6-9				+	IV	6	10-10	13,17	18 \	32	P waits EA-RSs I waits issue logic; I waits R1; M waits mem
112 M	ULI E	R2,R2,3							I12 9-18	Ιλ	9	19-22	7-1	23	33	P waits M-RSs; I waits R2 from 3/LW
113 SV	W I	R2,0(R1)				I13 9-10				$I \Lambda$	9	11-11	25	= //	34	I waits R1; I waits issue logic; M waits R2; M waits mem
I14 AI	DDI E	R1,R1,4	I14 9-11		+	†	+			\prod	9	12-12	7-1/1	15	35	I waits issue logic;
115 Bi	NE I	R2,R0,etic					I15 14-23			1	14	24-24	y	/	36	P waits B-RSs; I waits R2 from 3/MULI
116 LV	W F	R2,0(R1)			I16 15-15		I				15	16-16	18-22	24	37	I waits R1; M waits mem; W waits for CDB
117 M	ULI F	R2,R2,3			ı					I17 15-24	15	25-38	7	29 //	38	I waits R2 from 4/LW
118 SV	W F	R2,0(R1)			1	I18 15-25				T	15	26-26	30	//	39	I waits R1; I waits issue logic; M waits R2; M waits mem*
I19 AI	DDI E	R1,R1,4	I19 16-16		•		Ī	1	1	17	16	17-17	/	20	40	W waits for CDB
120 Bi	NE I	R2,R0,etic				1	1	120 20-29	•	1	20	30-30	*		41	P waits B-RSs; I waits R2 from 4/MULI

^{*} I18 (an SW) has to wait to issue until there is space in the SQ (there are 3 slots and they are all occupied by the previous stores until cycle 24), then at 25 and 26 previous instructions are issueing: it issues at 26.

EXERCIZE 2

The requested command line is:

grep "ciao" data1.txt | tee data2.tx | lpr