
HIGH PERFORMANCE COMPUTER ARCHITECTURE 20-01-2010 (FORMER "CALCOLATORI ELETTRONICI 2") REVISED 16-10-2024

MATRICULATION NO.

SURNAME_ FIRST NAME



• the instructions after a branch are executed speculatively and predicted 'taken'

- high-performance fetch breaks after fetching a branch
- the issue stage (I) calculates the address of the actual reads and writes
- reads require 1 clock cycle; writes require 1 clock cycles
- when accessing memory (M), writes have precedence over reads and must be executed in-order
- there is a single CDB
- dispatch stage (D) and complete stage (C) require 1 clock cycle
- there are separated integer units for the calculation of the actual address, for arithmetic and logical operations, for the evaluation of the branch condition
- the functional units do not take advantage of pipelining techniques internally (reservation stations are busy until the end of CDB-write, except for Stores)
- the load buffer has 5 slots
- the store queue has 5 slots (writes wait for the operand in the store queue, i.e. in the execution stage)
- · the rest of the processor and has the following characteristics

Type of Functional Unit	No. of Functional Units	Cycles for stage I+X	No. of reservation stations
Integer (effective addr.)	1	1	2
Integer (op. A-L)	1	1	2
Integer (branch calc.)	1	1	2
FP Adder	1	4	3
FP Multiplier	1	8	3
FP Divider	1	15	2

Complete the following chart until the end of the third iteration of the code fragment above in the case of simple dynamic scheduling.

Iter.	Instruction	P disPatch (start-stop)	I+X Issue (start-stop)	M MEM ACCESS (clock)	W CDB-Write (Complete) (clock)	C Commit (clock)	Comments
1	L.D F2,0(R1)	1-4	2	3	4	5	
1	MUL.D F4,F2,F0	1-13	5-12		13	14	
1	L.D F6,400(R1)						

2) (POINTS 17/40) The test-and-set method is the simplest synchronization mechanism and it	P0 Jale	P1 ,619	P15
is available in the large majority of commercial shared-memory machines. Such mechanism	P0 state state state collection c	tance as 189	vences 189
is based on the atomic exchange operation EXCH that consists in loading the old value at a	Cohe Addre Date	Cohe Addre Data	cone Adre Data
given address and store into the same address a new value. The "lock" mechanism is in turn	B0 I 100 00 10	B0 I 100 00 10	••• B0 S 120 00 20
implemented upon such atomic operation by spinning on a specific memory address until the	B1 S 108 00 08	B1 M 128 00 68	B1 S 108 00 08
lock is open (the returned value is a zero, meaning "unlocked", instead of a one meaning	B2 M 110 00 30 B3 I 118 00 10	B2 I 110 00 10 B3 S 118 00 18	B2 I 110 00 10 B3 I 118 00 10
"locked"). The following code represent a possible implementation:			
LOCK CODE:	↓		
tas: ADDI R2, R0, 1		Ť	
lockit: EXCH R2, 0(R1)		Memory Address Data	
BNE R2, R0, lockit			
UNLOCK CODE:		100 00 00	
unlock: SW R0,0(R1)		108 00 08	
Let's consider a situation in which three processors (P0, P1, P15) that try to lock the address		110 00 10 118 00 18	
0x100 in a machine having 16 processors. Assume an MSI coherence protocol and the cache		120 00 20	
contents represented in figure. The bus-transaction costs are:		128 00 28	
• Creadblk=100, Ccache-to-cache=70, Cinvalidate=15, Cwrite-back=10.		130 00 30	
For the sake of simplicity, assume also that the critical sections last 1000 cycles.			

Assuming that the processors acquire the lock in the order P0 \rightarrow P1 \rightarrow P15 and given the initial situation of caches and memory represented above, calculate: a) how many bus transactions are there; b) how many memory stall cycles for each of the processors are necessary before acquiring the lock.

 (POINTS 6/40) Calculate the PARALLELISM, by using WORK e SPAN, for the following Cilk implementation of the recursive Fibonacci code in case of n=5. int fib(int n) {
if (n < 2) return;
int x, y;
x = cilk_spawn fib(n-1);
y = fib(n-2);
cilk_sync;
return x+y;</pre>