

LEZIONE N° 94

Reti Logiche Sequenziali
(parte seconda)

Latch SR in Verilog

```
module Latch_SR(Q,QN,S,R)
    input S,R;
    output Q,QN;
    assign #1 Q=~(R|QN);
    assign #1 QN=~(S|Q);
endmodule
```



RAM 256x4 in Verilog

```
module Ram(data, address, s_, mr_, mw_);  
    input [7:0] address;  
    inout [3:0] data;  
    input      s_;  
    input      mr_;  
    input      mw_;  
    reg   [3:0] LOCATION[0:255]; // 256 memory cells  
    wire alfa=~(s_|mr_);  
    wire beta=~(s_|mw_);  
  
    assign data=(alfa==1)? LOCATION[address]:'BZZ ;      //READ  
    always @(mw_ or data)if(beta==1) LOCATION[address]= data; //WRITE  
  
endmodule
```

Cortesia da Prof. P. Corsini

ROM 4x8

```
module Eprom(d7_d0, address, s_, oe_);
    input [1:0] address;
    output [7:0] d7_d0;
    input         s_;
    input         oe_;

    wire alfa=~(s_|oe_);

    assign d7_d0=(alfa==0)? 'BZZ : LOCATION(address);

    function [7:0] LOCATION;
        input [1:0] address;
        casex(address)
            0:      LOCATION = 0;
            1:      LOCATION = 1;
            2:      LOCATION = 2;
            3:      LOCATION = 3;
        endcase
    endfunction
endmodule
```


Cortesia da Prof. P. Corsini

Macchina di Mealy asincrona

- Le variabili d'uscita, in un determinato istante, sono funzione del valore degli ingressi e delle variabili di stato

$$Z(t) = F(X(t), S(t))$$

$$S'(t) = G(X(t), S(t))$$




La rete CN è una rete combinatoria

Macchina di MEALY (sincronizzata)

- Le uscite sono funzioni delle variabili di stato e degli ingressi

$$Z(t) = f(X(t), S(t-1))$$

$$S(t) = g(X(t), S(t-1))$$



STAR e' costituito da
Flip-Flop D

Macchina di MOORE (sincronizzata)


- Le variabili d'uscita, in un determinato istante, sono funzione del sole variabili di stato

$$Z(t) = f(S(t-1))$$

In MOORE: l'uscita dipende solo dallo stato

$$S(t) = g(X(t), S(t-1))$$

$S(t-1)$ e' lo stato presente
 $S(t)$ e' lo stato successivo




Macchina di Mealy Ritardata (sincronizzata)

- Le uscite sono funzioni delle variabili di stato e degli ingressi, ma risultano sincronizzate

$$Z(t) = f(X(t-1), S(t-1))$$


In MEALY: l'uscita dipende sia dallo stato che dagli ingressi

$$S(t) = g(X(t), S(t-1))$$




Specifica di una FSM per implementazione con Moore

- $S_0 \rightarrow$ Riscaldamento Acceso
- $S_1 \rightarrow$ Riscaldamento Spento



		CN1			
		00	01	11	10
cold/hot	Off (0)	0	0	-	1
	On (1)	1	0	-	1


$$q_{next} = \overline{\text{cold}} + \overline{\text{hot}} * q$$



In genere MOORE produce piu' stati, ma si puo' implementare usando solo LUT

Specificazione di una FSM per implementazione con Mealy

- $S_0 \rightarrow$ Riscaldamento Spento
- $S_1 \rightarrow$ Riscaldamento Acceso




In genere MEALY produce meno stati, ma puo'
richiedere sia LUT che logica aggiuntiva

Template generale per Moore in Verilog

```
module Moore(z,x,clock,reset_);
    input          clock, reset_;
    input [N-1:0]   x;
    output [M-1:0]  z;
    reg   [W-1:0]   STAR;
    parameter S0=codifica0, ..., SKmenol=codificaKmenol;
    assign z=(STAR==S0)?codificaf0:
                  (STAR==S1)?codificaf1:
                  ...
                  /*(STAR==SKmenol)*/ codificafKmenol;
    always @(reset_==0) #1 STAR<=stato_iniziale;
    always @ (posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=g0(x);
            S1: STAR<=g1(x);
            ...
            SKmenol: STAR<=gKmenol(x);
        endcase
endmodule
```

Esempio - riconoscitore di sequenza 11,01,10 con Moore

```
module ricseq110110moore(z,x,clock,reset_);
    input          clock, reset_;
    input [1:0]      x;
    output         z;
    reg [1:0]       STAR;
    parameter S0='B00, S1='B01, S2='B10, S3='B11;
    assign z=(STAR==S3)?1:0;
    always @(reset_==0) #1 STAR<=S0;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=(x=='B11)?S1:S0;
            S1: STAR<=(x=='B01)?S2:(x=='B11)?S1:S0;
            S2: STAR<=(x=='B10)?S3:(x=='B11)?S1:S0;
            S3: STAR<=(x=='B11)?S1:S0;
        endcase
    endmodule
```




Template generale per Mealy in Verilog

```
module Mealy(z,x,clock,reset_);
    input          clock, reset_;
    input [N-1:0]   x;
    output [M-1:0]  z;
    reg [W-1:0]     STAR;
    parameter S0=codifica0, ..., SKmeno1=codificaKmeno1;
    assign z=(STAR==S0)?f0(x):
                  (STAR==S1)?f1(x):
                  ...
                  /*(STAR==SKmeno1)*/ fKmeno1(x);
    always @(reset_==0) #1 STAR<=stato_iniziale;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=g0(x);
            S1: STAR<=g1(x);
            ...
            SKmeno1: STAR<=gKmeno1(x);
        endcase
endmodule
```

Esempio - riconoscitore di sequenza 11,01,10 con Mealy

```
module ricseq110110mealy(z,x,clock,reset_);
    input          clock, reset_;
    input [1:0]      x;
    output         z;
    reg [1:0]       STAR;
    parameter S0='B00, S1='B01, S2='B10;
    assign z=((STAR==S2)&(x=='B10))?1:0;
    always @(reset_==0) #1 STAR<=S0;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=(x=='B11)?S1:S0;
            S1: STAR<=(x=='B01)?S2:(x=='B11)?S1:S0;
            S2: STAR<=(x=='B11)?S1:S0;
        endcase
    endmodule
```




Template generale per Mealy Ritardato in Verilog

```
module MealyRitardato(z,x,clock,reset_);
    input          clock, reset_;
    input [N-1:0]   x;
    output [M-1:0]  z;
    reg    [W-1:0]  STAR;
    reg    [M-1:0]  OUTR;
    parameter S0=codifica0, ..., SKmenol=codificaKmenol;
    assign      z=OUTR;
    always @(reset_==0) #1 begin STAR<=...; OUT<=...; end;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: begin OUTR<=f0(x); STAR<=g0(x); end
            S1: begin OUTR<=f1(x); STAR<=g1(x); end
            ...
            SKmenol: begin OUTR<=fKmenol(x); STAR<=gKmenol(x); end
        endcase
    endmodule
```

Esempio - riconoscitore di sequenza 11,01,10 con Mealy Rit


```
module ricseq110110mealyritardato(z,x,clock,reset_);
    input          clock, reset_;
    input [1:0]      x;
    output         z;
    reg [1:0]       STAR;
    reg             OUTR;
    parameter S0='B00, S1='B01, S2='B10;
    assign z=OUTR;
    always @(reset_==0) #1 begin; OUTR<=0; STAR<=S0; end
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: OUTR<=0; STAR<=(x=='B11)?S1:S0; end
            S1: OUTR<=0; STAR<=(x=='B01)?S2:(x=='B11)?S1:S0; end
            S2: OUTR<=(x=='B10)?1:0; STAR<=(x=='B11)?S1:S0; end
        endcase
    endmodule
```




Flip-Flop JK

- Il FF-JK è tale che in corrispondenza del fronte in salita del clock:
- per $JK=10$ l'uscita va a 1,
- per $JK=01$ l'uscita va a 0,
- per $JK=00$ il FF conserva (l'uscita resta inalterata)
- per $JK=11$ il FF commuta (l'uscita diventa il suo negato)

```
module FFJK(q,j,k,clock,reset_);
    input          clock, reset_;
    input          j,k;
    output         q;
    reg           STAR;
    parameter S0=0, S1=1;
    assign q=(STAR==S0)?0:1;
    always @(reset_==0) #1 STAR<=0;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=(j==1)?S1:S0;
            S1: STAR<=(k==1)?S0:S1;
        endcase
    endmodule
```



Sintesi del FF-JK con Moore



- 2 stati → STAR ha 1 bit
- → a ha 1 bit, y ha 1 bit
z ha 1 bit, (x ha 2 bit)

per JK=10 l'uscita va a 1,
per JK=01 l'uscita va a 0,
per JK=00 il FF conserva
per JK=11 il FF commuta

Tabella delle transizioni
e delle uscite

jk	00	01	11	10	q
s0	s0	s0	s1	s1	0
s1	s1	s0	s0	s1	1



Stato	y0
s0	0
s1	1

		CN1			
y	jk	00	01	11	10
		0	0	1	1
1	00	1	0	0	1
	10				


		CN2	
y	z	0	1
		0	1
1	0	0	1
	1		

$$a = j \bar{y} + \bar{k} y$$

$$z = y$$




Sintesi del riconoscitore di sequenza 11,01,10 con Moore



- 4 stati → STAR ha 2 bit
- → a ha 2 bit, y ha 2 bit
 z ha 1 bit, (x ha 2 bit)

Stato	y_1	y_0
S_0	00	
S_1	01	
S_2	11	
S_3	10	





$$a_1 = \bar{y}_1 y_0 \bar{y}_1 y_0 + y_1 \bar{y}_0 y_1 y_0$$

$$a_0 = y_1 y_0 + x_0 \bar{y}_1 y_0$$

CN2


y_1, y_0	z
00	0
01	0
11	0
10	1

$$z = y_1 \bar{y}_0$$




Flip-Flop T (detto FF contatore)

- Il FF-T e' tale che in corrispondenza del fronte in salita del clock:
- per $T=0$ il FF conserva
(l'uscita rimane inalterata)
- per $T=1$ il FF commuta
(l'uscita diventa il suo negato)



```
module FFT(q,t,clock,reset_);
    input          clock, reset_;
    input          t;
    output         q;
    reg           STAR;
    parameter S0=0, S1=1;
    assign q=(STAR==S0)?0:1;
    always @(reset_==0) #1 STAR<=stato_iniziale;
    always @(posedge clock) if (reset_==1) #3
        casex(STAR)
            S0: STAR<=(t==0)?S0:S1;
            S1: STAR<=(t==0)?S1:S0;
        endcase
    endmodule
```



Sintesi del riconoscitore di sequenza 11,01,10 con Mealy Rit





Tabella delle transizioni

x_1x_0	00	01	11	10
s0	s0	s0	s1	s0
s1	s0	s2	s1	s0
s2	s0	s0	s1	s0

Stato	y_1y_0
s0	00
s1	11
s2	01


x_1x_0	00	01	11	10
y_1y_0	00	01	11	10
00	00	00	11	00
01	00	00	11	00
11	00	01	11	00
10	--	--	11	--

x_1x_0	00	01	11	10
y_1y_0	00	0	0	0
00	0	0	0	0
01	0	0	0	1
11	0	0	0	0
10	-	-	-	-


$$a_1 = x_1 x_0$$

$$a_0 = x_1 x_0 + x_0 y_1$$


$$b_0 = x_1 \bar{x}_0 \bar{y}_1 y_0$$




Ripple Counter




Serial Carry Counter



Parallel Carry Counter






Ring Counter




Full Adder (richiamo)

$$s_i = a_i \oplus b_i \oplus c_i = a_i \oplus (b_i \oplus c_i)$$

$$c_{i+1} = a_i \cdot b_i + a_i \cdot c_i + b_i \cdot c_i$$



Sommatore Parallelo con riporto seriale



$$\tau_{cout} = N \cdot \tau_C$$

$$\tau_{tot} = (N - 1) \cdot \tau_C + \tau_{FA}$$

N =numero di bit del sommatore

τ_C = ritardo per generare il carry

τ_{FA} = ritardo del Full-Adder singolo

τ_{tot} = ritardo totale del sommatore

Carry Look-Ahead Adder

$$\underline{S_i} = \underline{a_i} \oplus \underline{b_i} \oplus \underline{C_{i-1}}$$

$$\underline{C_i} = \underline{a_i b_i} + \underline{a_i \cdot C_{i-1}} + \underline{b_i \cdot C_{i-1}} = \underline{a_i b_i} + \underline{C_{i-1} (a_i + b_i)} = \underline{a_i b_i + C_{i-1} (a_i \oplus b_i)}$$

$a_i + b_i$ si puo' sostituire col suo xor perche' nell'espressione quando $a_i=1$ e $b_i=1$ anche $a_i \cdot b_i=1$

$$\begin{aligned} G_i &\triangleq a_i \cdot b_i \\ P_i &\triangleq a_i \oplus b_i \end{aligned}$$

$$\Rightarrow$$

$$\begin{aligned} \underline{S_i} &= \underline{P_i} \oplus \underline{C_{i-1}} \\ \underline{C_i} &= \underline{G_i} + \underline{P_i \cdot C_{i-1}} \end{aligned}$$

Gi=generate
Pi=propagate

$$\underline{C_0} = \underline{G_0} + \underline{P_0 \cdot C_{in}}$$

$$\underline{C_1} = \underline{G_1} + \underline{P_1 \cdot C_0} = \underline{G_1} + \underline{G_0 P_1} + \underline{P_1 P_0 \cdot C_{in}}$$

$$\underline{C_2} = \underline{G_2} + \underline{P_2 \cdot C_1} = \underline{G_2} + \underline{G_1 P_2} + \underline{G_0 P_1 P_2} + \underline{P_2 P_1 P_0 \cdot C_{in}}$$


$$\underline{C_3} = \underline{G_3} + \underline{P_3 \cdot C_2} = \underline{G_3} + \underline{G_2 P_3} + \underline{G_1 P_2 P_3} + \underline{G_0 P_1 P_2 P_3} + \underline{P_3 P_2 P_1 P_0 C_{in}}$$

Carry Look-Ahead Adder (2)

C_{in}	a_i	b_i	S_i	C_i
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



in questi due casi il carry in uscita
è presente perché "si oppone" a essere
nella somma di soluzioni, cioè sono tutti e
due "a uno".

in questi due casi il carry in uscita
è presente perché "si propaga" dal
F.A. precedente !!



Carry Look-Ahead Adder (3)

Es. Nel caso pari a 2



$$\tau_{cout} = \tau_{LAC}$$

$$\tau_{tot} = \tau_{LAC} + \tau_{FA'}$$